BUILD_STATUS.md

PRISM-1R

BUILD_STATUS.md

Download original file

Original Markdown with line links

PRISM-1R v0.2 Build Status

Completed in this build

Validation boundary

No SystemVerilog compiler, Verilator, Yosys, or equivalent HDL frontend was available in the build environment. Therefore the RTL files are supplied as reviewed semantic/interface skeletons only. They are not claimed to be HDL-compiled, synthesized, timed, placed, or power-analyzed.

The 256-bit command and descriptor bit allocations are prototype candidates. The semantic fields are the intended stable contract; physical packing remains subject to FPGA/RTL measurement and synthesis.

Other PDFs for this work

Original file and source record

This copy matches the recorded source file. Its publication here does not change the work’s review status.

SHA-256: ef66d216be0758acb038a539c6aa0d7ab7dfce579b49b773c70b3950c34894be

Original source on GitHub

Back to PRISM-1R