Quantum and CircuitsReading edition

Bounded and weighted catalytic resources

Reading tools
Reading libraryFind statementsInspect Lean
Switch work

Saved reading

Read side by side

Start reading

Resources & source

Original TeX with line links · Download TeX

The wording and mathematics follow the retained manuscript. This reading format does not add a proof review or extend Lean coverage.

Skip contents and start reading

9.8 Bounded and weighted catalytic resources

The connected snapshot family uses a single matched excursion: one upper-directed gate opens the dirty carrier and one upper-directed gate closes it. This permits a sharper statement than the unrestricted inequality \({\ell_{*}}<{\ell_{\downarrow}}\).

9.8.1 A bounded number of upper-directed gates

For a circuit word \(w\), let \(u(w)\) denote its number of upper-directed gates.

Definition 9.38: Upper-gate budget

For \(q\ge0\) and \(A\in{\operatorname{U}}_n({\mathbb F})\), define

\[ {\ell_{\le q}}(A) = \min\{|w|:[w]=A,\ u(w)\le q\}. \]

Thus

\[ {\ell_{\le 0}}(A)={\ell_{\downarrow}}(A), \qquad {\ell_{\le q+1}}(A)\le{\ell_{\le q}}(A), \qquad {\ell_{*}}(A)\le{\ell_{\le q}}(A). \]

Proposition 9.39: Two upper gates give a linear advantage

For every snapshot target \(A=A(u;s_1,\ldots,s_v)\),

\[ {\ell_{\le 0}}(A)=u+2v, \qquad {\ell_{\le 2}}(A)\le u+v+2. \]

Consequently,

\[ {\ell_{\le 0}}(A)-{\ell_{\le 2}}(A)\ge v-2. \]

For the optimized connected target \(A_n\) of Corollary 9.6,

\[ {\ell_{\le 0}}(A_n)-{\ell_{\le 2}}(A_n) \ge \left\lfloor\frac{n-5}{2}\right\rfloor. \]

Proof

The exact restricted value is Theorem 9.5. Its ambient construction has precisely two upper-directed gates, namely the opening and closing operations on the carrier row; all \(u\) updates and all \(v\) reads are lower directed. The optimized choice has \(v=\lfloor(n-1)/2\rfloor\).

Corollary 9.40: No budget-only additive simulation bound

There is no finite constant \(K\) such that

\[ {\ell_{\downarrow}}(A)\le{\ell_{\le 2}}(A)+K \]

for all dimensions, fields, and lower-unitriangular targets \(A\).

Proof

The left-minus-right difference in Proposition 9.39 tends to infinity with \(n\).

Thus the power of the excursion is not controlled by the number of forbidden gates. It is controlled by how many useful carrier states are exported between opening and closing.

9.8.2 Rank-one, bandwidth-one flag escape

The number of upper gates does not measure how far a circuit travels from the lower subgroup. We now control every intermediate state.

For \(X\in{\operatorname{SL}}_n({\mathbb F})\), let \(X^+\) be the matrix obtained by retaining only the strict upper entries of \(X\). Define

\[ r^+(X)={\operatorname{rank}} X^+ \]

and

\[ b^+(X)=\max\{j-i:X_{ij}\ne0,\ i<j\}, \]

with \(b^+(X)=0\) when \(X^+=0\). Let \({\ell^{(r,b)}}(A)\) be the minimum length of a transvection circuit from \(I\) to \(A\) such that every prefix matrix \(X\) satisfies

\[ r^+(X)\le r, \qquad b^+(X)\le b. \]

Lemma 9.41

For \(A\in{\operatorname{U}}_n({\mathbb F})\),

\[ {\ell^{(0,0)}}(A)={\ell_{\downarrow}}(A). \]

Proof

A lower-directed gate preserves lower triangularity. Conversely, if \(X\) is lower unitriangular and an upper-directed gate \(R_t\leftarrow R_t+aR_s\) with \(t<s\) is applied, then the new \((t,s)\) entry equals

\[ X_{t,s}+aX_{s,s}=a\ne0. \]

The next state is therefore not lower triangular. A circuit whose every prefix has zero strict upper part uses only lower-directed gates.

Theorem 9.42: Microscopic escape, macroscopic saving

For every field \({\mathbb F}\) and every \(n\ge7\), there is a connected target \(A_n\in{\operatorname{U}}_n({\mathbb F})\) such that

\[ {\ell^{(0,0)}}(A_n)-{\ell^{(1,1)}}(A_n) \ge \left\lfloor\frac{n-5}{2}\right\rfloor. \]

The length-\(n\) circuit witnessing the second term uses exactly two upper-directed gates.

Proof

Use the connected family from Corollary 9.6, with the carrier coordinates \(p<q\) adjacent. Between the opening and closing gates, the only strict upper entry is the coefficient at position \((p,q)\). Hence every prefix has upper rank at most one and upper bandwidth at most one. The displayed ambient circuit has length \(n\), whereas

\[ {\ell^{(0,0)}}(A_n)={\ell_{\downarrow}}(A_n) =n+\left\lfloor\frac{n-1}{2}\right\rfloor-2. \]

Subtracting proves the claim.

The snapshot circuit leaves the lower subgroup through one adjacent upper entry. Throughout the excursion the strict upper part has rank one and bandwidth one, yet the accumulated saving grows linearly.
Figure 9.11. The snapshot circuit leaves the lower subgroup through one adjacent upper entry. Throughout the excursion the strict upper part has rank one and bandwidth one, yet the accumulated saving grows linearly.

View full-size figure (new tab)

9.8.3 A weighted upper-gate metric

A hardware or fault model may penalize an upper-directed interaction more heavily than a lower-directed one. Fix \(\lambda>0\). If \(w\) has \(d(w)\) lower-directed gates and \(u(w)\) upper-directed gates, put

\[ \operatorname{cost}_{\lambda}(w)=d(w)+\lambda u(w), \]

and define

\[ {\ell_{\lambda}}(A) = \inf\{\operatorname{cost}_{\lambda}(w):[w]=A\}. \]

At \(\lambda=1\) this is the ordinary ambient length, while large \(\lambda\) increasingly penalizes flag excursions.

Proposition 9.43: Fixed penalties do not suppress catalysis

For every snapshot target \(A=A(u;s_1,\ldots,s_v)\) and every \(\lambda>0\),

\[ {\ell_{\lambda}}(A) \le u+v+2\lambda. \]

Consequently,

\[ {\ell_{\downarrow}}(A)-{\ell_{\lambda}}(A) \ge v-2\lambda. \]

For the optimized connected family,

\[ {\ell_{\downarrow}}(A_n)-{\ell_{\lambda}}(A_n) \ge \left\lfloor\frac{n-1}{2}\right\rfloor-2\lambda. \]

In particular, for every fixed finite \(\lambda\), the weighted advantage grows linearly with \(n\).

Proof

The displayed catalytic word contains \(u+v\) lower-directed gates and two upper-directed gates, so its weighted cost is \(u+v+2\lambda\). Subtract this from the exact restricted value \(u+2v\). The optimized family again has \(v=\lfloor(n-1)/2\rfloor\).

Remark 9.44: Penalty threshold

For the displayed realization of a snapshot target, catalysis beats the optimal lower-only cost whenever

\[ \lambda<\frac v2. \]

The critical penalty therefore scales with the number of consumers, not with the dimension of the dirty workspace.

Certified lower-minus-weighted advantage for the optimized connected family. Every fixed upper-gate penalty is eventually amortized because the same matched excursion serves a growing number of output snapshots.
Figure 9.12. Certified lower-minus-weighted advantage for the optimized connected family. Every fixed upper-gate penalty is eventually amortized because the same matched excursion serves a growing number of output snapshots.

View full-size figure (new tab)

Proof of Theorem 9.7

Combine Proposition 9.39 and Proposition 9.43.

Source and conversion record

Source SHA-256: 22629d44826f9a8ddfbcf801409aaf7974ed9dc899ff39ee67da0ed7fc4e6f60

Unsupported prose commands stop the build. The mathematical expression sequence is checked against the source, with manuscript macros expanded for display.

Conversion records

Notation in Quantum and Circuits

Look up a symbol without leaving this chapter. Select text before opening help to search for it.

Search this work’s notation.

    Symbols can have different meanings in different passages. Read each result in its own context.

    Open the full notation index